3D Networks-on-Chip Architecture Optimization for Low Power Design

Research output: Book/ReportBook

Abstract

Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.
Original languageEnglish
PublisherLAP LAMBERT Academic Publishing
Number of pages180
ISBN (Print)3659758132, 978-3659758133
Publication statusPublished - 13 Jul 2015

Fingerprint

Routers
Electric power utilization
Communication
Routing algorithms
Embedded systems
Energy efficiency
Network-on-chip
Throughput
Topology
Wire
Data storage equipment
Degradation
Costs

Keywords

  • Networks-on-Chip
  • 3D VLSI
  • Low Power Design
  • Embedded Systems

Cite this

@book{787eb9b2a4934a8fbbf6c903bd028284,
title = "3D Networks-on-Chip Architecture Optimization for Low Power Design",
abstract = "Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.",
keywords = "Networks-on-Chip, 3D VLSI, Low Power Design, Embedded Systems",
author = "{Opoku Agyeman}, Michael",
year = "2015",
month = "7",
day = "13",
language = "English",
isbn = "3659758132",
publisher = "LAP LAMBERT Academic Publishing",

}

3D Networks-on-Chip Architecture Optimization for Low Power Design. / Opoku Agyeman, Michael.

LAP LAMBERT Academic Publishing, 2015. 180 p.

Research output: Book/ReportBook

TY - BOOK

T1 - 3D Networks-on-Chip Architecture Optimization for Low Power Design

AU - Opoku Agyeman, Michael

PY - 2015/7/13

Y1 - 2015/7/13

N2 - Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.

AB - Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.

KW - Networks-on-Chip

KW - 3D VLSI

KW - Low Power Design

KW - Embedded Systems

UR - https://www.amazon.co.uk/Networks-Chip-Architecture-Optimization-Design/dp/3659758132

M3 - Book

SN - 3659758132

SN - 978-3659758133

BT - 3D Networks-on-Chip Architecture Optimization for Low Power Design

PB - LAP LAMBERT Academic Publishing

ER -