A study of recent contributions on simulation tools for Network-on-Chip (NoC)

Muthana Saleh Alalaki, Michael Opoku Agyeman

Research output: Contribution to journalArticle

Abstract

The growth in the number of Intellectual Properties (IPs) or the number of cores on the same chip becomes a critical issue in System-on-Chip (SoC) due to the intra-communication problem between the chip elements. As a result, Network-on-Chip (NoC) has emerged as a new system architecture to overcome intra-communication issues. New approaches and methodologies have been developed by many researchers to improve NoC. Also, many NoC simulation tools have been proposed and adopted by both academia and industry. This paper presents a study of recent contributions on simulation tools for NoC. Furthermore, an overview of NoC is covered as well as a comparison between some NoC simulators to help facilitate research in on-chip communication.
Original languageEnglish
JournalInternational Journal of Computer Systems
Volume4
Issue number3
Publication statusAccepted/In press - 18 Mar 2017

Fingerprint

Communication
Intellectual property
Network-on-chip
Simulators
Industry
System-on-chip

Keywords

  • Network-on-Chip (NoC)
  • System-on-Chip(SoC)
  • embedded systems
  • computer architecture

Cite this

@article{c07f9c56f0cc43d99bf642598f12c943,
title = "A study of recent contributions on simulation tools for Network-on-Chip (NoC)",
abstract = "The growth in the number of Intellectual Properties (IPs) or the number of cores on the same chip becomes a critical issue in System-on-Chip (SoC) due to the intra-communication problem between the chip elements. As a result, Network-on-Chip (NoC) has emerged as a new system architecture to overcome intra-communication issues. New approaches and methodologies have been developed by many researchers to improve NoC. Also, many NoC simulation tools have been proposed and adopted by both academia and industry. This paper presents a study of recent contributions on simulation tools for NoC. Furthermore, an overview of NoC is covered as well as a comparison between some NoC simulators to help facilitate research in on-chip communication.",
keywords = "Network-on-Chip (NoC), System-on-Chip(SoC), embedded systems, computer architecture",
author = "{Saleh Alalaki}, Muthana and {Opoku Agyeman}, Michael",
year = "2017",
month = "3",
day = "18",
language = "English",
volume = "4",
journal = "International Journal of Computer Systems",
issn = "2394-1065",
number = "3",

}

A study of recent contributions on simulation tools for Network-on-Chip (NoC). / Saleh Alalaki, Muthana; Opoku Agyeman, Michael.

In: International Journal of Computer Systems, Vol. 4, No. 3, 18.03.2017.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A study of recent contributions on simulation tools for Network-on-Chip (NoC)

AU - Saleh Alalaki, Muthana

AU - Opoku Agyeman, Michael

PY - 2017/3/18

Y1 - 2017/3/18

N2 - The growth in the number of Intellectual Properties (IPs) or the number of cores on the same chip becomes a critical issue in System-on-Chip (SoC) due to the intra-communication problem between the chip elements. As a result, Network-on-Chip (NoC) has emerged as a new system architecture to overcome intra-communication issues. New approaches and methodologies have been developed by many researchers to improve NoC. Also, many NoC simulation tools have been proposed and adopted by both academia and industry. This paper presents a study of recent contributions on simulation tools for NoC. Furthermore, an overview of NoC is covered as well as a comparison between some NoC simulators to help facilitate research in on-chip communication.

AB - The growth in the number of Intellectual Properties (IPs) or the number of cores on the same chip becomes a critical issue in System-on-Chip (SoC) due to the intra-communication problem between the chip elements. As a result, Network-on-Chip (NoC) has emerged as a new system architecture to overcome intra-communication issues. New approaches and methodologies have been developed by many researchers to improve NoC. Also, many NoC simulation tools have been proposed and adopted by both academia and industry. This paper presents a study of recent contributions on simulation tools for NoC. Furthermore, an overview of NoC is covered as well as a comparison between some NoC simulators to help facilitate research in on-chip communication.

KW - Network-on-Chip (NoC)

KW - System-on-Chip(SoC)

KW - embedded systems

KW - computer architecture

UR - http://www.ijcsonline.com/

M3 - Article

VL - 4

JO - International Journal of Computer Systems

JF - International Journal of Computer Systems

SN - 2394-1065

IS - 3

ER -