A Study of Techniques to Increase Instruction Level Parallelisms

Liliana Margarita Espinosa Jimenez, Michael Opoku Agyeman

Research output: Contribution to Book/Report typesConference contributionResearchpeer-review

Abstract

Instruction Level Parallelism (ILP) is the number of instructions that can be executed in simultaneously a program in a clock cycle. The microprocessors exploit ILP by means of several techniques that have been implemented in the last decades and according to the advances that have been obtained in hardware, this survey presents the different techniques that have been used successfully in the execution of multiple instructions of a single program in a single clock cycle.
Original languageEnglish
Title of host publicationISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control
PublisherACM Press
Number of pages5
Volume41
ISBN (Print)978-1-4503-6628-1
DOIs
Publication statusPublished - 21 Sep 2018

Fingerprint

Clocks
Microprocessor chips
Hardware

Keywords

  • architectures
  • complex instruction
  • set computing
  • high performance
  • instruction level parallelism
  • parallel architectures
  • pipelines computing
  • pipelining
  • reduced instruction set computing
  • serial architectures
  • superscaler architectures
  • very long instruction word
  • vliw

Cite this

Espinosa Jimenez, L. M., & Agyeman, M. O. (2018). A Study of Techniques to Increase Instruction Level Parallelisms. In ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control (Vol. 41). ACM Press. https://doi.org/10.1145/3284557.3284562
Espinosa Jimenez, Liliana Margarita ; Agyeman, Michael Opoku. / A Study of Techniques to Increase Instruction Level Parallelisms. ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control. Vol. 41 ACM Press, 2018.
@inproceedings{e5daf1850e7c49a09c64ba2cb681d83b,
title = "A Study of Techniques to Increase Instruction Level Parallelisms",
abstract = "Instruction Level Parallelism (ILP) is the number of instructions that can be executed in simultaneously a program in a clock cycle. The microprocessors exploit ILP by means of several techniques that have been implemented in the last decades and according to the advances that have been obtained in hardware, this survey presents the different techniques that have been used successfully in the execution of multiple instructions of a single program in a single clock cycle.",
keywords = "architectures, complex instruction, set computing, high performance, instruction level parallelism, parallel architectures, pipelines computing, pipelining, reduced instruction set computing, serial architectures, superscaler architectures, very long instruction word, vliw",
author = "{Espinosa Jimenez}, {Liliana Margarita} and Agyeman, {Michael Opoku}",
year = "2018",
month = "9",
day = "21",
doi = "10.1145/3284557.3284562",
language = "English",
isbn = "978-1-4503-6628-1",
volume = "41",
booktitle = "ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control",
publisher = "ACM Press",

}

Espinosa Jimenez, LM & Agyeman, MO 2018, A Study of Techniques to Increase Instruction Level Parallelisms. in ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control. vol. 41, ACM Press. https://doi.org/10.1145/3284557.3284562

A Study of Techniques to Increase Instruction Level Parallelisms. / Espinosa Jimenez, Liliana Margarita ; Agyeman, Michael Opoku.

ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control. Vol. 41 ACM Press, 2018.

Research output: Contribution to Book/Report typesConference contributionResearchpeer-review

TY - GEN

T1 - A Study of Techniques to Increase Instruction Level Parallelisms

AU - Espinosa Jimenez, Liliana Margarita

AU - Agyeman, Michael Opoku

PY - 2018/9/21

Y1 - 2018/9/21

N2 - Instruction Level Parallelism (ILP) is the number of instructions that can be executed in simultaneously a program in a clock cycle. The microprocessors exploit ILP by means of several techniques that have been implemented in the last decades and according to the advances that have been obtained in hardware, this survey presents the different techniques that have been used successfully in the execution of multiple instructions of a single program in a single clock cycle.

AB - Instruction Level Parallelism (ILP) is the number of instructions that can be executed in simultaneously a program in a clock cycle. The microprocessors exploit ILP by means of several techniques that have been implemented in the last decades and according to the advances that have been obtained in hardware, this survey presents the different techniques that have been used successfully in the execution of multiple instructions of a single program in a single clock cycle.

KW - architectures

KW - complex instruction

KW - set computing

KW - high performance

KW - instruction level parallelism

KW - parallel architectures

KW - pipelines computing

KW - pipelining

KW - reduced instruction set computing

KW - serial architectures

KW - superscaler architectures

KW - very long instruction word

KW - vliw

U2 - 10.1145/3284557.3284562

DO - 10.1145/3284557.3284562

M3 - Conference contribution

SN - 978-1-4503-6628-1

VL - 41

BT - ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control

PB - ACM Press

ER -

Espinosa Jimenez LM, Agyeman MO. A Study of Techniques to Increase Instruction Level Parallelisms. In ISCSIC '18 Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control. Vol. 41. ACM Press. 2018 https://doi.org/10.1145/3284557.3284562