A survey of low power techniques for efficient Network-on-Chip design

Emmanuel Ofori-Attah, Michael Opoku Agyeman

Research output: Contribution to Book/Report typesChapterResearchpeer-review

Abstract

Power consumption continues to be a challenge for designers as the complexity of NoC increases. The scaling down of technology towards the deep nanometer era will only cause an increase in the amount of power NoC components will consume. Therefore, low power design solution is one of the essential requirements of future NoC-based System-on-Chip (SoC) applications. Several techniques have been proposed over the years to improve the performance of the NoCs, trading-off power efficiency; particularly power hungry elements in NoC routers. Power dissipation can be reduced by optimizing the router elements, applying architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.
Original languageEnglish
Title of host publication23rd IEEE Symposium on High Performance Computer Architecture (HPCA)
Place of PublicationUSA
PublisherIEEE
Publication statusAccepted/In press - 19 Dec 2016

Fingerprint

Routers
Telecommunication links
Energy dissipation
Electric power utilization
Network-on-chip

Cite this

Ofori-Attah, E., & Opoku Agyeman, M. (Accepted/In press). A survey of low power techniques for efficient Network-on-Chip design. In 23rd IEEE Symposium on High Performance Computer Architecture (HPCA) USA: IEEE.
Ofori-Attah, Emmanuel ; Opoku Agyeman, Michael. / A survey of low power techniques for efficient Network-on-Chip design. 23rd IEEE Symposium on High Performance Computer Architecture (HPCA). USA : IEEE, 2016.
@inbook{7fb1d8b985d04522a29256ff93ba9a37,
title = "A survey of low power techniques for efficient Network-on-Chip design",
abstract = "Power consumption continues to be a challenge for designers as the complexity of NoC increases. The scaling down of technology towards the deep nanometer era will only cause an increase in the amount of power NoC components will consume. Therefore, low power design solution is one of the essential requirements of future NoC-based System-on-Chip (SoC) applications. Several techniques have been proposed over the years to improve the performance of the NoCs, trading-off power efficiency; particularly power hungry elements in NoC routers. Power dissipation can be reduced by optimizing the router elements, applying architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.",
author = "Emmanuel Ofori-Attah and {Opoku Agyeman}, Michael",
year = "2016",
month = "12",
day = "19",
language = "English",
booktitle = "23rd IEEE Symposium on High Performance Computer Architecture (HPCA)",
publisher = "IEEE",

}

Ofori-Attah, E & Opoku Agyeman, M 2016, A survey of low power techniques for efficient Network-on-Chip design. in 23rd IEEE Symposium on High Performance Computer Architecture (HPCA). IEEE, USA.

A survey of low power techniques for efficient Network-on-Chip design. / Ofori-Attah, Emmanuel; Opoku Agyeman, Michael.

23rd IEEE Symposium on High Performance Computer Architecture (HPCA). USA : IEEE, 2016.

Research output: Contribution to Book/Report typesChapterResearchpeer-review

TY - CHAP

T1 - A survey of low power techniques for efficient Network-on-Chip design

AU - Ofori-Attah, Emmanuel

AU - Opoku Agyeman, Michael

PY - 2016/12/19

Y1 - 2016/12/19

N2 - Power consumption continues to be a challenge for designers as the complexity of NoC increases. The scaling down of technology towards the deep nanometer era will only cause an increase in the amount of power NoC components will consume. Therefore, low power design solution is one of the essential requirements of future NoC-based System-on-Chip (SoC) applications. Several techniques have been proposed over the years to improve the performance of the NoCs, trading-off power efficiency; particularly power hungry elements in NoC routers. Power dissipation can be reduced by optimizing the router elements, applying architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.

AB - Power consumption continues to be a challenge for designers as the complexity of NoC increases. The scaling down of technology towards the deep nanometer era will only cause an increase in the amount of power NoC components will consume. Therefore, low power design solution is one of the essential requirements of future NoC-based System-on-Chip (SoC) applications. Several techniques have been proposed over the years to improve the performance of the NoCs, trading-off power efficiency; particularly power hungry elements in NoC routers. Power dissipation can be reduced by optimizing the router elements, applying architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.

M3 - Chapter

BT - 23rd IEEE Symposium on High Performance Computer Architecture (HPCA)

PB - IEEE

CY - USA

ER -

Ofori-Attah E, Opoku Agyeman M. A survey of low power techniques for efficient Network-on-Chip design. In 23rd IEEE Symposium on High Performance Computer Architecture (HPCA). USA: IEEE. 2016