AISTECS '17 - Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems: A survey of low power NoC design techniques

Research output: Contribution to Book/Report typesConference contribution

Abstract

As we usher into the billion-transistor era, NoC which was once deemed as the solution is defecting due to high power consumption in its components. Several techniques have been proposed over the years to improve the performance of the NoCs, trading off power efficiency. However, low power design solution is one of the essential requirements of future NoC-based SoC applications. Power dissipation can be reduced by efficient routers, architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.
Original languageEnglish
Title of host publicationInternational Conference on High-Performance Embedded Architectures and Compilers (HiPEAC)
Place of PublicationSweden
PublisherACM Press
Pages22-27
Number of pages5
ISBN (Electronic)9781450352260
ISBN (Print)9781450321389
DOIs
Publication statusPublished - 25 Jan 2017

Fingerprint

Routers
Telecommunication links
Energy dissipation
Transistors
Electric power utilization
Network-on-chip
System-on-chip

Keywords

  • Low Power NoC
  • Network-On-Chip
  • 3D NoC

Cite this

@inproceedings{5b685fcd8456485d865d972242dd1fe3,
title = "AISTECS '17 - Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems: A survey of low power NoC design techniques",
abstract = "As we usher into the billion-transistor era, NoC which was once deemed as the solution is defecting due to high power consumption in its components. Several techniques have been proposed over the years to improve the performance of the NoCs, trading off power efficiency. However, low power design solution is one of the essential requirements of future NoC-based SoC applications. Power dissipation can be reduced by efficient routers, architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.",
keywords = "Low Power NoC, Network-On-Chip, 3D NoC",
author = "Emmanuel Ofori-Attah and {Opoku Agyeman}, Michael",
year = "2017",
month = "1",
day = "25",
doi = "10.1145/3073763.3073767",
language = "English",
isbn = "9781450321389",
pages = "22--27",
booktitle = "International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC)",
publisher = "ACM Press",

}

AISTECS '17 - Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems : A survey of low power NoC design techniques. / Ofori-Attah, Emmanuel; Opoku Agyeman, Michael.

International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC). Sweden : ACM Press, 2017. p. 22-27.

Research output: Contribution to Book/Report typesConference contribution

TY - GEN

T1 - AISTECS '17 - Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems

T2 - A survey of low power NoC design techniques

AU - Ofori-Attah, Emmanuel

AU - Opoku Agyeman, Michael

PY - 2017/1/25

Y1 - 2017/1/25

N2 - As we usher into the billion-transistor era, NoC which was once deemed as the solution is defecting due to high power consumption in its components. Several techniques have been proposed over the years to improve the performance of the NoCs, trading off power efficiency. However, low power design solution is one of the essential requirements of future NoC-based SoC applications. Power dissipation can be reduced by efficient routers, architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.

AB - As we usher into the billion-transistor era, NoC which was once deemed as the solution is defecting due to high power consumption in its components. Several techniques have been proposed over the years to improve the performance of the NoCs, trading off power efficiency. However, low power design solution is one of the essential requirements of future NoC-based SoC applications. Power dissipation can be reduced by efficient routers, architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.

KW - Low Power NoC

KW - Network-On-Chip

KW - 3D NoC

U2 - 10.1145/3073763.3073767

DO - 10.1145/3073763.3073767

M3 - Conference contribution

SN - 9781450321389

SP - 22

EP - 27

BT - International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC)

PB - ACM Press

CY - Sweden

ER -