AISTECS '17 - Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems: A survey of low power NoC design techniques

Research output: Contribution to Book/ReportConference Contribution


As we usher into the billion-transistor era, NoC which was once deemed as the solution is defecting due to high power consumption in its components. Several techniques have been proposed over the years to improve the performance of the NoCs, trading off power efficiency. However, low power design solution is one of the essential requirements of future NoC-based SoC applications. Power dissipation can be reduced by efficient routers, architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.
Original languageEnglish
Title of host publicationInternational Conference on High-Performance Embedded Architectures and Compilers (HiPEAC)
Place of PublicationSweden
PublisherACM Press
Number of pages5
ISBN (Electronic)9781450352260
ISBN (Print)9781450321389
Publication statusPublished - 25 Jan 2017



  • Low Power NoC
  • Network-On-Chip
  • 3D NoC

Cite this