An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures

Research output: Contribution to Book/Report typesChapter

Abstract

To meet the performance and scalability demands of the fast-paced technological growth towards exascale and Big-Data processing with the performance bottleneck of conventional metal based interconnects, alternative interconnect fabrics such as inhomogeneous three dimensional integrated Network-on-Chip (3D NoC) has emanated as a cost-effective solution for emerging multi-core design. However, these interconnects trade-off optimized performance for cost by restricting the number of area and power hungry 3D routers. Consequently, in this paper, we propose a low-latency adaptive router with a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation due to the slow 2D routers in inhomogeneous 3D NoCs. By combining the low-complexity bypassing technique with adaptive routing, the proposed router is able to balance the traffic in the network to reduce the average packet latency under various traffic loads. Simulation shows that, the proposed router can reduce the average packet delay by an average of 45% in 3D NoCs.
Original languageEnglish
Title of host publication2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW)
Place of PublicationUSA
PublisherIEEE
Pages79-84
ISBN (Print)978-1-5090-4844-1
DOIs
Publication statusE-pub ahead of print - 9 Jan 2017

Fingerprint

Routers
Scalability
Costs
Network-on-chip
Degradation
Metals

Cite this

Opoku Agyeman, M., & Zong, W. (2017). An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures. In 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW) (pp. 79-84). USA: IEEE. https://doi.org/10.1109/SBAC-PADW.2016.22
Opoku Agyeman, Michael ; Zong, Wen. / An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures. 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW). USA : IEEE, 2017. pp. 79-84
@inbook{e689e9b3b309427590ffc42916c5478b,
title = "An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures",
abstract = "To meet the performance and scalability demands of the fast-paced technological growth towards exascale and Big-Data processing with the performance bottleneck of conventional metal based interconnects, alternative interconnect fabrics such as inhomogeneous three dimensional integrated Network-on-Chip (3D NoC) has emanated as a cost-effective solution for emerging multi-core design. However, these interconnects trade-off optimized performance for cost by restricting the number of area and power hungry 3D routers. Consequently, in this paper, we propose a low-latency adaptive router with a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation due to the slow 2D routers in inhomogeneous 3D NoCs. By combining the low-complexity bypassing technique with adaptive routing, the proposed router is able to balance the traffic in the network to reduce the average packet latency under various traffic loads. Simulation shows that, the proposed router can reduce the average packet delay by an average of 45{\%} in 3D NoCs.",
author = "{Opoku Agyeman}, Michael and Wen Zong",
year = "2017",
month = "1",
day = "9",
doi = "10.1109/SBAC-PADW.2016.22",
language = "English",
isbn = "978-1-5090-4844-1",
pages = "79--84",
booktitle = "2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW)",
publisher = "IEEE",

}

Opoku Agyeman, M & Zong, W 2017, An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures. in 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW). IEEE, USA, pp. 79-84. https://doi.org/10.1109/SBAC-PADW.2016.22

An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures. / Opoku Agyeman, Michael; Zong, Wen.

2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW). USA : IEEE, 2017. p. 79-84.

Research output: Contribution to Book/Report typesChapter

TY - CHAP

T1 - An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures

AU - Opoku Agyeman, Michael

AU - Zong, Wen

PY - 2017/1/9

Y1 - 2017/1/9

N2 - To meet the performance and scalability demands of the fast-paced technological growth towards exascale and Big-Data processing with the performance bottleneck of conventional metal based interconnects, alternative interconnect fabrics such as inhomogeneous three dimensional integrated Network-on-Chip (3D NoC) has emanated as a cost-effective solution for emerging multi-core design. However, these interconnects trade-off optimized performance for cost by restricting the number of area and power hungry 3D routers. Consequently, in this paper, we propose a low-latency adaptive router with a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation due to the slow 2D routers in inhomogeneous 3D NoCs. By combining the low-complexity bypassing technique with adaptive routing, the proposed router is able to balance the traffic in the network to reduce the average packet latency under various traffic loads. Simulation shows that, the proposed router can reduce the average packet delay by an average of 45% in 3D NoCs.

AB - To meet the performance and scalability demands of the fast-paced technological growth towards exascale and Big-Data processing with the performance bottleneck of conventional metal based interconnects, alternative interconnect fabrics such as inhomogeneous three dimensional integrated Network-on-Chip (3D NoC) has emanated as a cost-effective solution for emerging multi-core design. However, these interconnects trade-off optimized performance for cost by restricting the number of area and power hungry 3D routers. Consequently, in this paper, we propose a low-latency adaptive router with a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation due to the slow 2D routers in inhomogeneous 3D NoCs. By combining the low-complexity bypassing technique with adaptive routing, the proposed router is able to balance the traffic in the network to reduce the average packet latency under various traffic loads. Simulation shows that, the proposed router can reduce the average packet delay by an average of 45% in 3D NoCs.

U2 - 10.1109/SBAC-PADW.2016.22

DO - 10.1109/SBAC-PADW.2016.22

M3 - Chapter

SN - 978-1-5090-4844-1

SP - 79

EP - 84

BT - 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW)

PB - IEEE

CY - USA

ER -

Opoku Agyeman M, Zong W. An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures. In 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW). USA: IEEE. 2017. p. 79-84 https://doi.org/10.1109/SBAC-PADW.2016.22