Low power heterogeneous 3D Networks-on-Chip architectures

Michael Opoku Agyeman, Ali Ahmadinia, Alireza Shahrabi

Research output: Contribution to Book/Report typesChapterResearchpeer-review

Abstract

Three dimensional Network-on-Chip (3D NoC) architectures have evolved with a lot of interest to address the on-chip communication delays of modern SoC systems. In this paper we propose low power heterogeneous NoC architectures, which combines both the power and performance benefits of 2D routers and 3D NoC-bus hybrid router architectures in 3D mesh topologies. Experimental results show a negligible penalty of up to 5% in average packet latency of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers. The heterogeneity however provides superiority of up to 67% and 19.7% in total crossbar area and power efficiency of the NoC resources, respectively compared to that of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers.
Original languageEnglish
Title of host publicationProceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011
Pages533-538
Number of pages6
DOIs
Publication statusPublished - 2011

Publication series

NameProceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011

Fingerprint

Routers
Network-on-chip
Topology
Communication

Keywords

  • 3D-Integration
  • Multi-core Architectures
  • Networks-on-Chip

Cite this

Agyeman, M. O., Ahmadinia, A., & Shahrabi, A. (2011). Low power heterogeneous 3D Networks-on-Chip architectures. In Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011 (pp. 533-538). (Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011). https://doi.org/10.1109/HPCSim.2011.5999871
Agyeman, Michael Opoku ; Ahmadinia, Ali ; Shahrabi, Alireza. / Low power heterogeneous 3D Networks-on-Chip architectures. Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011. 2011. pp. 533-538 (Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011).
@inbook{62d86c9478294e17b50ada516fcf754c,
title = "Low power heterogeneous 3D Networks-on-Chip architectures",
abstract = "Three dimensional Network-on-Chip (3D NoC) architectures have evolved with a lot of interest to address the on-chip communication delays of modern SoC systems. In this paper we propose low power heterogeneous NoC architectures, which combines both the power and performance benefits of 2D routers and 3D NoC-bus hybrid router architectures in 3D mesh topologies. Experimental results show a negligible penalty of up to 5{\%} in average packet latency of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers. The heterogeneity however provides superiority of up to 67{\%} and 19.7{\%} in total crossbar area and power efficiency of the NoC resources, respectively compared to that of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers.",
keywords = "3D-Integration, Multi-core Architectures, Networks-on-Chip",
author = "Agyeman, {Michael Opoku} and Ali Ahmadinia and Alireza Shahrabi",
year = "2011",
doi = "10.1109/HPCSim.2011.5999871",
language = "English",
isbn = "9781612843810",
series = "Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011",
pages = "533--538",
booktitle = "Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011",

}

Agyeman, MO, Ahmadinia, A & Shahrabi, A 2011, Low power heterogeneous 3D Networks-on-Chip architectures. in Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011. Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011, pp. 533-538. https://doi.org/10.1109/HPCSim.2011.5999871

Low power heterogeneous 3D Networks-on-Chip architectures. / Agyeman, Michael Opoku; Ahmadinia, Ali; Shahrabi, Alireza.

Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011. 2011. p. 533-538 (Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011).

Research output: Contribution to Book/Report typesChapterResearchpeer-review

TY - CHAP

T1 - Low power heterogeneous 3D Networks-on-Chip architectures

AU - Agyeman, Michael Opoku

AU - Ahmadinia, Ali

AU - Shahrabi, Alireza

PY - 2011

Y1 - 2011

N2 - Three dimensional Network-on-Chip (3D NoC) architectures have evolved with a lot of interest to address the on-chip communication delays of modern SoC systems. In this paper we propose low power heterogeneous NoC architectures, which combines both the power and performance benefits of 2D routers and 3D NoC-bus hybrid router architectures in 3D mesh topologies. Experimental results show a negligible penalty of up to 5% in average packet latency of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers. The heterogeneity however provides superiority of up to 67% and 19.7% in total crossbar area and power efficiency of the NoC resources, respectively compared to that of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers.

AB - Three dimensional Network-on-Chip (3D NoC) architectures have evolved with a lot of interest to address the on-chip communication delays of modern SoC systems. In this paper we propose low power heterogeneous NoC architectures, which combines both the power and performance benefits of 2D routers and 3D NoC-bus hybrid router architectures in 3D mesh topologies. Experimental results show a negligible penalty of up to 5% in average packet latency of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers. The heterogeneity however provides superiority of up to 67% and 19.7% in total crossbar area and power efficiency of the NoC resources, respectively compared to that of 3D mesh with homogeneous distribution of 3D NoC-bus hybrid routers.

KW - 3D-Integration

KW - Multi-core Architectures

KW - Networks-on-Chip

UR - http://www.mendeley.com/research/low-power-heterogeneous-3d-networksonchip-architectures

U2 - 10.1109/HPCSim.2011.5999871

DO - 10.1109/HPCSim.2011.5999871

M3 - Chapter

SN - 9781612843810

T3 - Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011

SP - 533

EP - 538

BT - Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011

ER -

Agyeman MO, Ahmadinia A, Shahrabi A. Low power heterogeneous 3D Networks-on-Chip architectures. In Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011. 2011. p. 533-538. (Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011). https://doi.org/10.1109/HPCSim.2011.5999871