Skip to main navigation Skip to search Skip to main content

Optimised application specific architecture generation and mapping approach for heterogeneous 3D networks-on-chip

Research output: Contribution to Book/ReportChapterpeer-review

Original languageEnglish
Title of host publicationProceedings - 16th IEEE International Conference on Computational Science and Engineering, CSE 2013
Pages794-801
Number of pages8
DOIs
Publication statusPublished - 2013

Publication series

NameProceedings - 16th IEEE International Conference on Computational Science and Engineering, CSE 2013

Keywords

  • 3D Integration
  • Multi-core architectures
  • Networks-on-Chip

Cite this