Skip to main navigation Skip to search Skip to main content

Power and area optimisation in heterogeneous 3D networks-on-chip architectures.

Research output: Contribution to JournalArticlepeer-review

Original languageEnglish
Journal SIGARCH Computer Architecture News
Publication statusPublished - 2011

Cite this