An overview of on-chip cache coherence protocols

Zainab Al-Waisi, Michael Opoku Agyeman

Research output: Contribution to Book/Report typesChapter

Abstract

Cache coherence protocols play an important role in the performance of distributed and centralized shared-memory of a multiprocessor, and it they are required for maintaining data consistency in a chip-multiprocessor system (CMP). Thus, cache protocols play a major role in improving the performance of multiprocessor systems. Specifically, an efficient cache coherence protocol should ensure the updating of processor data, broadcasting valid data to all other processors and main memory to prevent the main memory or other processors from loading invalid values. To address this issue of efficiency in maintaining cache coherency, several contribution, such as using Invalidation-based protocols with a write through cache coherence, have been made over the past years. This paper presents an overview of emerging cache coherence protocols which aim at improving the performance of CMPs. Furthermore, an example of using an Invalidation-based protocol with a write through for solving cache’s coherency is provided.
Original languageEnglish
Title of host publicationIEEE IntelliSys Conference 2017 Proceedings
Place of PublicationLondon
PublisherIEEE
Publication statusAccepted/In press - 15 Jan 2017

Fingerprint

Data storage equipment
Broadcasting

Keywords

  • Cache coherence
  • cache coherence protocols
  • invalidation-based protocol
  • update-based protocol
  • MSI
  • MESI
  • Dragon
  • Firefly protocol

Cite this

Al-Waisi, Z., & Opoku Agyeman, M. (Accepted/In press). An overview of on-chip cache coherence protocols. In IEEE IntelliSys Conference 2017 Proceedings London: IEEE.
Al-Waisi, Zainab ; Opoku Agyeman, Michael. / An overview of on-chip cache coherence protocols. IEEE IntelliSys Conference 2017 Proceedings. London : IEEE, 2017.
@inbook{2fe6297858c34edebaa51da3fc98dad3,
title = "An overview of on-chip cache coherence protocols",
abstract = "Cache coherence protocols play an important role in the performance of distributed and centralized shared-memory of a multiprocessor, and it they are required for maintaining data consistency in a chip-multiprocessor system (CMP). Thus, cache protocols play a major role in improving the performance of multiprocessor systems. Specifically, an efficient cache coherence protocol should ensure the updating of processor data, broadcasting valid data to all other processors and main memory to prevent the main memory or other processors from loading invalid values. To address this issue of efficiency in maintaining cache coherency, several contribution, such as using Invalidation-based protocols with a write through cache coherence, have been made over the past years. This paper presents an overview of emerging cache coherence protocols which aim at improving the performance of CMPs. Furthermore, an example of using an Invalidation-based protocol with a write through for solving cache’s coherency is provided.",
keywords = "Cache coherence, cache coherence protocols, invalidation-based protocol, update-based protocol, MSI, MESI, Dragon, Firefly protocol",
author = "Zainab Al-Waisi and {Opoku Agyeman}, Michael",
year = "2017",
month = "1",
day = "15",
language = "English",
booktitle = "IEEE IntelliSys Conference 2017 Proceedings",
publisher = "IEEE",

}

Al-Waisi, Z & Opoku Agyeman, M 2017, An overview of on-chip cache coherence protocols. in IEEE IntelliSys Conference 2017 Proceedings. IEEE, London.

An overview of on-chip cache coherence protocols. / Al-Waisi, Zainab; Opoku Agyeman, Michael.

IEEE IntelliSys Conference 2017 Proceedings. London : IEEE, 2017.

Research output: Contribution to Book/Report typesChapter

TY - CHAP

T1 - An overview of on-chip cache coherence protocols

AU - Al-Waisi, Zainab

AU - Opoku Agyeman, Michael

PY - 2017/1/15

Y1 - 2017/1/15

N2 - Cache coherence protocols play an important role in the performance of distributed and centralized shared-memory of a multiprocessor, and it they are required for maintaining data consistency in a chip-multiprocessor system (CMP). Thus, cache protocols play a major role in improving the performance of multiprocessor systems. Specifically, an efficient cache coherence protocol should ensure the updating of processor data, broadcasting valid data to all other processors and main memory to prevent the main memory or other processors from loading invalid values. To address this issue of efficiency in maintaining cache coherency, several contribution, such as using Invalidation-based protocols with a write through cache coherence, have been made over the past years. This paper presents an overview of emerging cache coherence protocols which aim at improving the performance of CMPs. Furthermore, an example of using an Invalidation-based protocol with a write through for solving cache’s coherency is provided.

AB - Cache coherence protocols play an important role in the performance of distributed and centralized shared-memory of a multiprocessor, and it they are required for maintaining data consistency in a chip-multiprocessor system (CMP). Thus, cache protocols play a major role in improving the performance of multiprocessor systems. Specifically, an efficient cache coherence protocol should ensure the updating of processor data, broadcasting valid data to all other processors and main memory to prevent the main memory or other processors from loading invalid values. To address this issue of efficiency in maintaining cache coherency, several contribution, such as using Invalidation-based protocols with a write through cache coherence, have been made over the past years. This paper presents an overview of emerging cache coherence protocols which aim at improving the performance of CMPs. Furthermore, an example of using an Invalidation-based protocol with a write through for solving cache’s coherency is provided.

KW - Cache coherence

KW - cache coherence protocols

KW - invalidation-based protocol

KW - update-based protocol

KW - MSI

KW - MESI

KW - Dragon

KW - Firefly protocol

M3 - Chapter

BT - IEEE IntelliSys Conference 2017 Proceedings

PB - IEEE

CY - London

ER -

Al-Waisi Z, Opoku Agyeman M. An overview of on-chip cache coherence protocols. In IEEE IntelliSys Conference 2017 Proceedings. London: IEEE. 2017